View MAX9486_670020.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

19-3345; Rev 0; 8/04
KIT ATION EVALU LE B AVAILA
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz
General Description Features
8kHz Input Reference CLK High-Jitter Rejection on the Reference CLK Synthesizer Locks to the 8kHz Reference with a 200ppm Range Output Frequency: 35.328MHz Six Buffered LVTTL Low-Jitter Outputs One 8kHz Reference CLK Relay Output +3.3V Supply Operation 24-Pin TSSOP Package
MAX9486
The MAX9486 low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz. The clock synthesizer can be used to generate the clocks for T1, E1, T3, E3, and xDSL. The MAX9486 has two phase-lock loops (PLLs). The first PLL uses a voltage-controlled crystal oscillator (VCXO). The second PLL is a frequency multiplier. With the two PLLs, the MAX9486 generates the output frequency at 35.328MHz. In addition, this device generates a jitter-suppressed 8kHz output that provides a better source for the reference clock relay. The MAX9486 is available in a 24-pin TSSOP package and operates over the extended operating temperature range of -40C to +85C and a single +3V to +3.6V power-supply range.
Applications
Telecom Equipment Using T1, E1, T3, E3, and ISDN Protocols xDSL Equipment in CO with Interface to the Telecom Protocols
PART MAX9486EUG
Ordering Information
TEMP RANGE -40C to +85C PIN-PACKAGE 24 TSSOP
Pin Configuration
TOP VIEW
SHDN 1 REO 2 REIN 3 VDDP 4 GNDP 5 X1 6 VDD 7 X2 8 GND 9 LP2 10 LP1 11 SETI 12 24 CLK1 23 GND 22 CLK2 21 VDD
Typical Application Circuit
R1 C1
C2 LP1 VDDP SETI RSET GNDP VDD SHDN REIN GND LP2 X1 X2 VDD CLK1 CLK2
MAX9486
20 CLK3 19 VDD 18 GND 17 CLK4 16 VDD 15 CLK5 14 GND 13 CLK6
MAX9486
CLK3 CLK4 CLK5 CLK6 REO
TSSOP
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz MAX9486
ABSOLUTE MAXIMUM RATINGS
VDD to GND ...........................................................-0.3V to +4.0V VDDP to GNDP.......................................................-0.3V to +4.0V SHDN, REO, REIN, X1, X2, CLK_ to GND ...-0.3V to (VDD + 0.3V) LP1, SETI to GNDP.....................................-0.3V to (VDD + 0.3V) LP2 Internally Connected to GNDP Short-Circuit Duration of Outputs ...............................Continuous Continuous Power Dissipation (TA = +70C) 24-Pin TSSOP (derate 12.2mW/C above +70C) .......976mW Operating Temperature Range ...........................-40C to +85C Maximum Junction Temperature .....................................+150C Storage Temperature Range .............................-60C to +150C ESD Rating (Human Body Model) .......................................2kV Lead Temperature (soldering, 10s) .................................+300C
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(VDD = VDDP = +3.0V to +3.6V, TA = -40C to +85C, unless otherwise noted. Typical values are at VDD = VDDP = +3.3V, TA = +25C.) (Note 1)
PARAMETER DIGITAL INPUTS (REIN, SHDN) Input High Logic Level Input Low Logic Level Input-Current High Level Input-Current Low Level VIH VIL IIH IIL VIN = VDD VIN = 0 -20 VDD 0.6V 0.4 3.0 3.0 (Note 2) 13 8 3.6 3.6 25 30 2.0 0.8 20 V V A A SYMBOL CONDITIONS MIN TYP MAX UNITS
DIGITAL OUTPUT CLOCKS (CLK1-CLK6, REO) Output High Logic Level Output Low Logic Level POWER SUPPLY (V DD, V DDP) Power-Supply Range PLL Power-Supply Range Power-Supply Current Shutdown Supply Current VDD VDDP IDD + IDDP ISHDN V V mA A VOH VOL IOH = -4mA IOL = 4mA V V
2
_______________________________________________________________________________________
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz
AC ELECTRICAL CHARACTERISTICS
(VDD = VDDP = +3.0V to +3.6V, CL = 20pF, TA = -40C to +85C, unless otherwise noted. Typical values are at VDD = VDDP = +3.3V, TA = +25C.) (Note 3)
PARAMETER Frequency Range Clock Rise Time Clock Fall Time Duty Cycle Period Jitter Output Skew REFERENCE CLOCK OUTPUT (REO) Frequency Clock Rise Time Clock Fall Time Duty Cycle VCXO Crystal Frequency Crystal Accuracy VCXO Pulling Range Input Reference CLK Pulse Width tW fXTL Including frequency accuracy and temperature range (Note 4) Measured at high or low states -200 10 17.664 25 +200 MHz ppm ppm ns fREF TR2 TF2 40 8 1.8 1.8 50 60 kHz ns ns % JPP1 tS Peak-to-peak Peak-to-peak SYMBOL fOUT TR1 TF1 20% to 80% VDD 80% to 20% VDD 40 CONDITIONS MIN TYP 35.328 1.8 1.8 50 120 185 60 MAX UNITS MHz ns ns % ps ps
MAX9486
DIGITAL OUTPUT CLOCKS (CLK1-CLK6)
Note 1: Note 2: Note 3: Note 4:
Specifications are 100% tested at TA = +25C. Specifications over temperature are guaranteed by design and characterization. No load on clock outputs. Guaranteed by design. Crystal loading capacitance is 14pF.
_______________________________________________________________________________________
3
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz MAX9486
Typical Operating Characteristics
(VDD = VDDP = +3.3V, TA = +25C, unless otherwise noted.)
OUTPUT WAVEFORM
MAX9486 toc01
OUTPUT CLOCK JITTER (P-P) vs. TEMPERATURE
MAX9486 toc02
OUTPUT CLOCK JITTER (P-P) vs. SUPPLY VOLTAGE
135 OUTPUT CLOCK JITTER (ps) 130 125 120 115 110 105 100
MAX9486 toc03
140 130 OUTPUT CLOCK JITTER (ps) 120 110 100 90 80
140
10ns/div
-40
-15
10
35
60
85
3.0
3.1
3.2
3.3
3.4
3.5
3.6
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
OUTPUT FREQUENCY VARIATION vs. INPUT REFERENCE FREQUENCY
MAX9486 toc04
SUPPLY CURRENT (IDD + IDDP) vs. SUPPLY VOLTAGE
MAX9486 toc05
SHUTDOWN SUPPLY CURRENT vs. SUPPLY VOLTAGE
MAX9486 toc06
250 OUTPUT FREQUENCY VARIATION (ppm) 200 150 100 50 0 -50 -100 -150 -200 -250 7.998 CENTERED AT 35.328MHz
16 TA = +85C SUPPLY CURRENT (mA) 14
12 11 SUPPLY CURRENT (A) 10 TA = +25C 9 8 7 TA = -40C TA = +85C
12 TA = +25C 10
TA = -40C
8 7.999 8.000 8.001 INPUT REFERENCE FREQUENCY (kHz) 8.002 3.0 3.1 3.2 3.3 3.4 3.5 3.6 SUPPLY VOLTAGE (V)
6 3.0 3.1 3.2 3.3 3.4 3.5 3.6 SUPPLY VOLTAGE (V)
4
_______________________________________________________________________________________
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz MAX9486
Pin Description
PIN 1 2 3 4 5 6 7, 16, 19, 21 8 9, 14, 18, 23 10 11 12 13 15 17 20 22 24 NAME SHDN REO REIN VDDP GNDP X1 VDD X2 GND LP2 LP1 SETI CLK6 CLK5 CLK4 CLK3 CLK2 CLK1 Active-Low Shutdown Input Reference Clock Output. REO is an 8kHz reference clock output with jitter suppression. Reference Input Phase-Lock Loop (PLL) Power Supply. Bypass VDDP with 0.1F and 0.001F capacitors to GNDP. PLL Ground Crystal Input 1. Connect X1 to a fundamental mode crystal for the VCXO. Digital Power Supply. Bypass VDD with 0.1F and 0.001F capacitors to GND. Crystal Input 2. Connect X2 to a fundamental mode crystal for the VCXO. Ground External Filter 2. Connect the loop filter capacitors and a resistor between LP1 and LP2 (see the Typical Application Circuit). LP2 is internally connected to GNDP. External Filter 1. Connect the loop filter capacitors and a resistor between LP1 and LP2 (see the Typical Application Circuit). Charge-Pump Current-Setting Input. Connect a resistor from SETI to GNDP to set PLL charge-pump current (see the Detailed Description section). Clock Output 6 at 35.328MHz Clock Output 5 at 35.328MHz Clock Output 4 at 35.328MHz Clock Output 3 at 35.328MHz Clock Output 2 at 35.328MHz Clock Output 1 at 35.328MHz FUNCTION
_______________________________________________________________________________________
5
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz MAX9486
Functional Diagram
LP1 LP2 X1 X2 VDDP GNDP
CLK1 SETI REIN PHASE DETECTOR AND CHARGE PUMP VCXO PHASE DETECTOR, CHARGE PUMP, AND LOOP FILTER CLK2 VCO CLK3 PLL1 PLL2 CLK4 /2208 /2 CLK5
SHDN REFERENCE CLK MONITOR
CLK6
MAX9486
VDD GND
REO
Detailed Description
The MAX9486 is a high-performance clock synthesizer with an 8kHz input reference clock. This device generates six identical buffered LVTTL clock outputs at 35.328MHz. The MAX9486 features two PLLs. The first PLL (PLL1) uses an internal VCXO, locked to the 8kHz reference CLK, to generate a 17.664MHz CLK output for the second PLL (PLL2). PLL2 multiplies the VCXO frequency by a factor of 2 to produce the 35.328MHz outputs. In addition, this device features a low-jitter 8kHz output that provides a better source for the reference clock relay (see the Functional Diagram).
three-cycle (at 8kHz) time window. If the transition number is less than two, the internal CLK monitor states loss of the reference CLK. However, if in a three-cycle time window the monitor counts two or three transitions, it considers the input reference clock as present. When the monitor detects the absence of the 8kHz reference clock, PLL2 is forced to lock to the crystal oscillator frequency. However, when the monitor detects the return of the reference clock, PLL1 locks to the reference clock again.
Clock Outputs (CLK1 to CLK6) and REO
The MAX9486 uses a 17.664MHz crystal and a reference clock (REIN) to generate six identical outputs, CLK1 to CLK6, at 35.328MHz. All CLK_ outputs are LVTTL with a skew of 185ps. The MAX9486 also regenerates the 8kHz reference CLK at REO output.
Power-Up
At power-up, all the outputs are disabled and pulled low (to GND) for at least 256ms. After 256ms, the crystal oscillator starts oscillation. The input reference clock for PLL1 is 8kHz and its output frequency, 17.664MHz, is also the reference clock for PLL2. If the 8kHz reference clock is not present at power-up, the output frequency of PLL1 is locked to the center frequency of the crystal oscillator.
Voltage-Controlled Crystal Oscillator (VCXO)
The MAX9486's internal VCXO takes an external 17.664MHz crystal as the base frequency and has a pulling range of approximately 200ppm. This configuration also makes the VCXO PLL become a narrowband filter to reject high-frequency jitter on the input reference and eliminate it from the REO and CLK_ outputs.
8kHz Reference CLK Monitor
The MAX9486 features an internal clock (CLK) monitor circuitry to detect the presence of the external 8kHz reference clock. The internal CLK monitor continuously monitors the number of low-to-high transitions within a
6
_______________________________________________________________________________________
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz
SHDN Mode
The MAX9486 features a shutdown mode with a supply current less than 8A (typ). Drive SHDN low to get the device into shutdown mode. In this mode, all the outputs go low and both PLLs are powered down. After SHDN goes high, the outputs still stay low for an additional 256ms to allow both PLLs to be stabilized before the outputs are enabled again. Setting section, and N is the crystal PLL frequency divider equal to 2208. The loop-damping factor is calculated by: R DampingFactor = 1 x 2 5900 x ISETI x C1 N
MAX9486
Applications Information
Crystal Selection
The MAX9486 uses a 17.664MHz crystal as the base frequency for the VCXO. It is important to use a correct type of quartz crystal to avoid reducing frequency pulling range, or excessive output phase jitter. Choose an AT-cut crystal that oscillates at 17.664MHz on its fundamental mode with a variation of 25ppm including frequency accuracy and operating temperature range. The crystal's load capacitance should be 14pF. Pulling range may vary depending on the crystal used. Refer to the MAX9486 evaluation kit for details.
where C1 (F) and R1 () are the values of the capacitor and the resistor in the PLL1 loop filter shown in Figure 1; ISETI is calculated as shown in the ChargePump Current Setting section and N = 2208. The following equation shows the relationship between components C1 and C2 in the loop filter: C2 C1/20
Charge-Pump Current Setting
The MAX9486 also allows external setting of the chargepump current in PLL1. Connect a resistor from SETI to GNDP to set the PLL1 charge-pump current: Charge-Pump Current = 2.4 x 1000 / (RSET(k) + 1) where RSET is in k and the value of the charge-pump current is in A. The loop response can be adjusted to meet individual application requirements since the charge-pump current and all the filter components for the VCXO loop can be set externally.
PLL1 Loop Filter
The MAX9486 features two PLLs: PLL1 and PLL2. The first phased-lock loop, PLL1, contains an integrated VCXO that uses an external crystal to track the input reference signal and attenuate input jitter. Figure 1 shows the external loop filter of the PLL containing resistor R1 and two capacitors, C1 and C2. This loop filter is connected between LP1 and LP2 as shown in the Typical Operating Circuit. The loop-filter bandwidth is determined by C1, C2, R1, and RSET where RSET is used to set the value of the charge-pump current. The typical values of C1, C2, R1, and R SET are 22nF, 560pF, 1000k, and 13k, respectively. Use the following equation to calculate a PLL loop bandwidth in Hz: BW = (R1 x ISETI x 940) / N where R1 () is the resistor in the PLL1 loop filter (Figure 1), ISETI (A) is the charge-pump current calculated from the equation in the Charge-Pump Current
Board Layout and Bypassing
The MAX9486's high-oscillator frequency makes proper layout important to ensure stability. For best performance, place components as close as possible to the device. Digital or AC transient signals on GND can create noise at the clock outputs. Return GND to the highest quality ground available. Bypass V DD and VDDP with 0.1F and 0.001F capacitors, placed as close to the device as possible. Careful PC board ground layout minimizes crosstalk between the outputs and digital inputs. Traces must be as short as possible on LP1 and LP2 and connect the capacitors and the resistor as close as possible to the device.
LP1 R1 C2 C1 LP2
Chip Information
TRANSISTOR COUNT: 7512 PROCESS: CMOS
Figure 1. Typical Loop Filter _______________________________________________________________________________________ 7
8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz MAX9486
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
8 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 2004 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.
TSSOP4.40mm.EPS

▲Up To Search▲

Price & Availability of MAX9486

	To Download MAX9486 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .